Filed: December 29, 2003

Page : 2 of 18

AMENDMENTS TO THE CLAIMS:

This listing of claims replaces all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

Claims 1 to 41 (Cancelled)

42. (Previously Presented) A processor, comprising:

a crypto unit configured to process processing contexts, each processing context configured to process a respective data packet at a time and to store cipher keys and algorithm context associated with processing the respective data packet, the crypto unit comprising:

a cipher core configured to cipher data received;

authentication cores connected to an authentication buffer and configured to authenticate the ciphered data received from the authentication buffer, at least two of the authentication cores each implementing a different authentication algorithm and requiring a different authentication algorithm block size; and

the authentication buffer connected to the cipher core and comprising buffer elements, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores, the authentication buffer

Serial No.: 10/749,913 Filed: December 29, 2003

Page : 3 of 18

configured to store the ciphered data received from the cipher core and to provide the ciphered data to the authentication cores each in an amount based on a corresponding authentication algorithm implemented.

43. (Previously Presented) The processor of claim 42 wherein the processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the processing contexts with processing of the packet data in a second portion of the processing contexts.

- 44. (Previously Presented) The processor of claim 42, wherein one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks.
- 45. (Previously Presented) The processor of claim 42, wherein the crypto unit further comprises cipher cores configured to cipher data and the authentication buffer comprises authentication buffer elements.
- 46. (Previously Presented) The processor of claim 45, further comprising a first multiplexer device connecting the cipher cores to the authentication buffer elements.

Filed : December 29, 2003

Page : 4 of 18

47. (Previously Presented) The processor of claim 46, further comprising a second multiplexer device connecting the authentication buffer elements to the authentication cores.

48. (Previously Presented) The processor of claim 45, wherein one of the cipher cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-byte blocks.

- 49. (Previously Presented) The processor of claim 45 wherein the number of the processing contexts does not equal a number of the cipher cores.
- 50. (Previously Presented) The processor of claim 49 wherein the number of the processing contexts is six, a number of the buffer elements is six, the number of the cipher cores is four and the number of the authentication cores is five.

Claim 51 (Cancelled)

52. (Previously Presented) A processor disposed on an integrated circuit, comprising:
a crypto unit configured to process processing contexts, each processing context
configured to process a respective data packet at a time and to store cipher keys and algorithm
context associated with processing the respective data packet, the crypto unit comprising:

Applicants: Sydir et al.

Attorney's Docket No.: INTEL-013PUS

Serial No.: 10/749.913

Intel Docket No. P17940

Filed : December 29, 2003

Page : 5 of 18

cipher cores configured to cipher data received, one of the cipher cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-byte blocks;

authentication cores connected to an authentication buffer and configured to authenticate the ciphered data received from the authentication buffer, at least two of the authentication cores each implementing a different authentication algorithm and requiring a different authentication algorithm block size; and

the authentication buffer connected to the cipher cores and comprising buffer elements, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores, the authentication buffer 'configured to store the ciphered data received from the cipher cores and to provide the ciphered data to the authentication cores each in an amount based on a corresponding authentication algorithm implemented;

- a first bus connecting the authentication buffer to the cipher cores; and a second bus connecting the authentication buffer to the authentication cores.
- 53. (Previously Presented) The processor of claim 52, wherein one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks.
 - 54. (Previously Presented) The processor of claim 52, further comprising:

Applicants: Sydir et al. Attorney's Docket No.: INTEL-013PUS Intel Docket No. P17940

Serial No.: 10/749,913

: December 29, 2003

: 6 of 18 Page

a first multiplexer device connecting the cipher cores to the authentication buffer

elements; and

a second multiplexer device connecting the authentication buffer elements to the

authentication cores.

55. (Previously Presented) The processor of claim 52 wherein the number of the

processing contexts does not equal a number of the cipher cores.

56. (Previously Presented) The processor of claim 52 wherein the number of processing

contexts is six, a number of the buffer elements is six, the number of the cipher cores is four and

the number of the authentication cores is five.

57. (Previously Presented) The processor of claim 52 wherein the processing contexts

are configured to allow latency of loading cryptographic key material and packet data to be

hidden by pipelining loading of the packet data and the key material into a first portion of the

processing contexts with processing of the packet data in a second portion of the processing

contexts.

58. (Previously Presented) A network switching device, comprising.

a processor disposed on an integrated circuit and comprising a crypto unit configured to

process processing contexts, each processing context configured to process a respective data

Applicants: Sydir et al. Attorney's Docket No.: INTEL-013PUS
Serial No.: 10/749,913 Intel Docket No. P17940

Filed: December 29, 2003

Page : 7 of 18

packet at a time and to store cipher keys and algorithm context associated with processing the respective data packet, the crypto unit comprising:

a cipher core configured to cipher data received;

authentication cores connected to an authentication buffer and configured to authenticate the ciphered data received from the authentication buffer, at least two of the authentication cores each implementing a different authentication algorithm and one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks; and

the authentication buffer connected to the cipher core and comprising buffer elements, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores, the authentication buffer configured to store the ciphered data received from the cipher core and to provide the ciphered data to the authentication cores each in an amount based on a corresponding authentication algorithm implemented.

59. (Previously Presented) The device of claim 58 wherein the processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the processing contexts with processing of the packet data in a second portion of the processing contexts.

Applicants: Sydir et al. Attorney's Docket No.: INTEL-013PUS

Serial No.: 10/749,913 Intel Docket No. P17940 Filed: December 29, 2003

Filed : December 29 Page : 8 of 18

60. (Previously Presented) The device of claim 58 wherein the crypto unit further comprises cipher cores configured to cipher data,

wherein one of the cipher cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-byte blocks.

61. (Previously Presented) The device of claim 60, further comprising:

a first multiplexer device connecting the cipher cores to the authentication buffer elements; and

a second multiplexer device connecting the authentication buffer elements to the authentication cores.

62. (Previously Presented) The device of claim 58 wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server.

63. (Previously Presented) A network, comprising.

a network switching device comprising a processor disposed on an integrated circuit comprising a crypto unit configured to process processing contexts, each processing context configured to process a respective data packet at a time and to store cipher keys and algorithm context associated with processing the respective data packet, the crypto unit comprising:

a cipher core configured to cipher data received;

authentication cores connected to an authentication buffer and configured to authenticate the ciphered data received from the authentication buffer, at least two of the

Applicants: Sydir et al. Attorney's Docket No.: INTEL-013PUS Intel Docket No. P17940

Serial No.: 10/749,913

Filed : December 29, 2003

Page : 9 of 18

> authentication cores each implementing a different authentication algorithm and requiring a different authentication algorithm block size; and

the authentication buffer connected to the cipher core and comprising buffer elements, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores, the authentication buffer configured to store the ciphered data received from the cipher core and to provide the ciphered data to the authentication cores each in an amount based on a corresponding authentication algorithm implemented.

- 64. (Previously Presented) The network of claim 63 wherein the processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the processing contexts with processing of the packet data in a second portion of the processing contexts.
- 65. (Previously Presented) The network of claim 63 wherein one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks.
- 66. (Previously Presented) The network of claim 63 wherein the crypto unit further comprises cipher cores configured to cipher data,

Serial No.: 10/749,913 Filed: December 29, 2003

Filed: December Page: 10 of 18

wherein one of the cipher cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-byte blocks.

67. (Previously Presented) The network of claim 63 wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server.

68. (Previously Presented) An integrated circuit chip, comprising:

a processor comprising a crypto unit configured to process processing contexts, each processing context configured to process a respective data packet at a time and to store cipher keys and algorithm context associated with processing the respective data packet, the crypto unit comprising:

cipher cores configured to cipher data received, one of the cipher cores processes data in 8-byte blocks and another one of the cipher cores processes data in 16-byte blocks;

authentication cores connected to an authentication buffer and configured to authenticate the ciphered data received from the authentication buffer, at least two of the authentication cores each implementing a different authentication algorithm and one of the authentication cores processes data in 16-byte blocks and another one of the authentication cores processes data in 64-byte blocks; and

the authentication buffer connected to the cipher cores and comprising buffer elements, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication

Filed : December 29, 2003

Page : 11 of 18

algorithm block size implemented by the authentication cores, the authentication buffer configured to store the ciphered data received from the cipher cores and to provide the ciphered data to the authentication cores each in an amount based on a corresponding authentication algorithm implemented.

69. (Previously Presented) The integrated circuit chip of claim 68 wherein the number of the processing contexts does not equal a number of the cipher cores.

70. (Previously Presented) The integrated circuit chip of claim 69 wherein the number of the processing contexts is six, a number of the buffer elements is six, the number of the cipher cores is four and the number of the authentication cores is five.

71. (Previously Presented) The integrated circuit chip of claim 68 wherein the processing contexts are configured to allow latency of loading cryptographic key material and packet data to be hidden by pipelining loading of the packet data and the key material into a first portion of the processing contexts with processing of the packet data in a second portion of the processing contexts.

72. (Previously Presented) A method of cryptographic data processing, comprising: providing a crypto unit configured to process processing contexts, each processing context configured to process a respective data packet at a time and to store cipher keys and

Filed: December 29, 2003

Page : 12 of 18

algorithm context associated with processing the respective data packet, the crypto unit comprising cipher cores, authentication cores; and an authentication buffer;

storing ciphered data in blocks having a predetermined size;

storing the data blocks in a first one of buffer elements in the authentication buffer based upon an associated one of the processing contexts, each buffer element storing data corresponding to a respective one of the processing contexts and having a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores; and

providing the ciphered data to authentication cores each in an amount based on a corresponding authentication algorithm implemented by an associated authentication core, at least two of the authentication cores each implementing a different authentication algorithm and requiring a different authentication algorithm block size.

- 73. (Previously Presented) The method of claim 72, further comprising ciphering data received in a first one of the cipher cores to form the ciphered data.
- 74. (Previously Presented) The method of claim 72, further comprising ciphering data received using a first one of cipher algorithms to form the ciphered data.
- 75. (Previously Presented) The method of claim 72, further comprising authenticating the ciphered data using the authentication algorithms.

Filed: December 29, 2003

Page : 13 of 18

76. (Previously Presented) The method of claim 72, further comprising ciphering data using cipher cores, authenticating the ciphered data using authentication cores, and processing packets in parallel.

77. (Previously Presented) The method of claim 72 wherein providing the ciphered data to authentication cores comprises providing the ciphered data to authentication cores comprising a first authentication core to process data in 16-byte blocks and a second authentication core to process data in 64-byte blocks.

78. (Previously Presented) The method of claim 72, further comprising providing the cipher cores comprising a first cipher core to processes data in 8-byte blocks and a second cipher core to process data in 16-byte blocks.